


CERTIFICATE OF MAILING BY "EXPRESS MAIL"

Express Mail Label No.: EV 302340169 US

Date of Deposit: September 23, 2003

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450 on September 23, 2003.


Loretta S. Garcia

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:
Greg STARR

Application No.: Not Yet Assigned

Group Art Unit: Not Yet Assigned

Filed: Concurrently Herewith

Examiner: Not Yet Assigned

For: PLL/DLL CIRCUITRY PROGRAMMABLE
FOR HIGH BANDWIDTH AND LOW
BANDWIDTH APPLICATIONS

INFORMATION DISCLOSURE
STATEMENT UNDER 37 C.F.R. § 1.97 & 1.98

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Dear Sir:

Pursuant to 37 C.F.R. § 1.97 and § 1.98, Applicant submit for consideration in the above-identified application the documents listed on the attached Form PTO-1449. Copies of the documents were previously submitted in an Information Disclosure Statement and/or Office Action, directed to the related application Serial Number 10/137,802, filed May 1, 2002, and, accordingly, copies are not included herewith. This protocol conforms with 37 C.F.R. §1.98(d)

and M.P.E.P. 609(A)(2). The Examiner is requested to make these documents of record in the application.

This Information Disclosure Statement is submitted:

- ☒ With the application.
- ☐ Within three months of the application filing date or before mailing of a first Office Action on the merits; accordingly, no fee or separate requirements are required.
- ☐ After receipt of a first Office Action on the merits but before mailing of a final Office Action or Notice of Allowance.
 - ☐ A fee is required. A check in the amount of * is enclosed.
 - ☐ A fee is required. Accordingly, a Fee Transmittal form (PTO/SB/17) is attached to this submission in duplicate.
 - ☐ A Certification under 37 C.F.R. § 1.97(e) is provided below; accordingly; no fee is believed to be due.
- ☐ After mailing of a final Office Action or Notice of Allowance, but before payment of the issue fee.
 - ☐ A Certification under 37 C.F.R. § 1.97(e) is provided below and a check in the amount of * is enclosed.
 - ☐ A Certification under 37 C.F.R. § 1.97(e) is provided below and a Fee Transmittal form (PTO/SB/17) is attached to this submission in duplicate.

Applicant would appreciate the Examiner initialing and returning the Form PTO-1449, indicating that the information has been considered and made of record herein.


The information contained in this Information Disclosure Statement under 37 C.F.R. § 1.97 is not to be construed as a representation that: (i) a complete search has been made; (ii) additional information material to the examination of this application does not exist;

(iii) the information, protocols, results and the like reported by third parties are accurate or enabling; or (iv) the above information constitutes prior art to the subject invention.

In the unlikely event that the transmittal letter is separated from this document or the Patent Office determines that an extension and/or other relief is required, applicant petitions for any required relief including extensions of time and authorizes the Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to **Deposit Account No. 03-1952** referencing 306812003501. However, the Commissioner is not authorized to charge the cost of the issue fee to the Deposit Account.

Dated: September 23, 2003

Respectfully submitted,

By: 
Stephen C. Durant
Registration No. 31,506

Morrison & Foerster LLP
425 Market Street
San Francisco, California 94105-2482
Telephone: (415) 268-6982
Facsimile: (415) 268-7522

Form PTO-1449 INFORMATION DISCLOSURE CITATION IN AN APPLICATION <i>(Use several sheets if necessary)</i>	Docket Number: 306812003501	Application Number: Not Yet Assigned
	Applicant: Greg STARR	
	Filing Date: Concurrently Herewith	Group Art Unit: Not Yet Assigned
	Mailing Date: September 23, 2003	

U.S. PATENT DOCUMENTS

Examiner Initials	Ref. No.	Date	Document No.	Name	Class	Subclass	Filing Date If Appropriate
	1.	9/26/1995	5,453,706	Yee			
	2.	11/18/1997	5,689,195	Cliff et al.			
	3.	4/28/1998	5,744,991	Jefferson et al.			
	4.	6/1/1999	5,909,126	Cliff et al.			
	5.	4/4/2000	6,046,603	New			
	6.	5/2/2000	6,057,704	New et al.			
	7.	7/18/2000	6,091,263	New et al.			
	8.	1/23/2001	6,177,844 B1	Sung et al.			
	9.	1/30/2001	6,181,158 B1	Cheung et al.			
	10.	4/10/2001	6,215,326 B1	Jefferson et al.			
	11.	4/17/2001	6,218,876 B1	Sung et al.			
	12.	6/26/2001	6,252,419 B1	Sung et al.			

FOREIGN PATENT DOCUMENTS

Examiner Initials	Ref. No.	Date	Document No.	Country	Class	Subclass	Translation YES NO

OTHER DOCUMENTS

(including author, title, Date, Pertinent Pages, Etc.)

Examiner Initials	Ref. No.	Title
	13.	XILINX, XC4000E and XC4000X Series Field Programmable Gate Arrays, product information, 5/14/99, Version 1.6, 6-5 to 6-35.
	14.	XILINX, Virtex™-E 1.8 V, Field Programmable Gate Arrays, product description, 7/23/01, 7 pgs.

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not the citation conforms with MPEP 609. Draw a line through the citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.

Form PTO-1449 INFORMATION DISCLOSURE CITATION IN AN APPLICATION <i>(Use several sheets if necessary)</i>		Docket Number: 306812003501	Application Number: Not Yet Assigned
		Applicant: Greg STARR	
		Filing Date: Concurrently Herewith	Group Art Unit: Not Yet Assigned
		Mailing Date: September 23, 2003	
	15.	A. Mansukhani, "Phase Lock Loop Stability Analysis", Applied Microwave & Wireless, 2000, pp. 30-38.	
	16.	M. H. Perrott et al., "A 27-mW CMOS Fractional-N Synthesizer Using Digital Compensation for 2.5-Mb/s GFSK Modulation", IEEE J. of Solid State Circuits, vol. 32, no. 12, Dec. 1997, 13 pgs.	
	17.	Altera, "Phase-Locked Loop (PLL) and LVDS Support in APEX 20KE Devices", Marketing Bulletin #276, 1/2000, 3 pgs.	
	18.	Texas Instruments, "Low-Voltage 1.2 GHz Fractional-N/Integer-N Synthesizer", TRF 2050, 34 pgs., 6/96 revised 10/2000.	
	19.	B. Hazavi, RF Microelectronics, "RF Synthesizer Architectures", 1998, pp. 270-280.	
EXAMINER:		DATE CONSIDERED:	
EXAMINER: Initial if citation considered, whether or not the citation conforms with MPEP 609. Draw a line through the citation if not in conformance and not considered. Include a copy of this form with next communication to applicant.			